

LISTING OF CLAIMS

Please amend the Claims as shown below:

1. (currently amended) A method for resolving timeout condition ambiguity
in a counter subject to wraparound ~~determining a timeout condition in a system~~
~~having a counter subject to wraparound~~, comprising:

obtaining a first time value associated with a first event;

obtaining a second time value associated with a second event;

adding a ~~first~~ said second time value and an offset to produce a sum;

subtracting a ~~second~~ said first time value from said sum to produce a
difference;

masking leading bits of said difference to produce a masked difference;

and

performing a single compare operation between said masked difference
and an expiration value, ~~wherein wraparound ambiguity of said counter is resolved~~
to resolve said timeout condition ambiguity associated with said counter.

2. (original) The method of Claim 1, further comprising; associating said
first time value with a data packet.

3. (original) The method of Claim 2, further comprising transmitting said
data packet when a timeout does not exist.

4. (original) The method of Claim 1, further comprising masking two bits of said difference.

5. (original) The method of Claim 1, further comprising using an arithmetic logic unit (ALU) of a microprocessor to perform said compare operation and said masking.

6. (original) The method of Claim 1, further including obtaining said first time value and said second time value from a single counter.

7. (original) The method of Claim 1 further including obtaining said first time value from a first counter and obtaining said second time value from a second counter.

8. (original) The method of Claim 1, further including adding 1 to said sum.

9. (withdrawn) A system for determining a timeout condition comprising a first counter with length N coupled to at least one of a plurality of registers, said plurality of registers being coupled to a plurality of logic circuits configured to determine a timeout condition with a single compare operation, wherein wraparound is resolved.

10. (withdrawn)

11. (withdrawn)

12. (withdrawn) The system of Claim 9, further comprising at least one register with length of at least $N + 2$.

13. (withdrawn) The system of Claim 9, further comprising a register for storing an expiration value.

14. (withdrawn) The system of Claim 9, further comprising a register for storing an offset value.

15. (withdrawn) The system of Claim 7, further comprising an adder for performing addition on two inputs coupled to a register with length of at least $N + 2$.

16. (withdrawn) The system of Claim 7 further comprising a second counter.

17. (currently amended) A computer readable medium containing executable instructions which, when executed in a processing system, causes the system to perform the steps ~~determining a timeout~~ resolving timeout condition ambiguity in a counter subject to wraparound, comprising:

obtaining a first time value associated with a first event;
obtaining a second time value associated with a second event;
adding a ~~first~~ said second time value and an offset to produce a sum;
subtracting a ~~second~~ said first time value from said sum to produce a
difference;
masking leading bits of said difference to produce a masked difference;
and
performing a first and only compare operation between said masked
difference and an expiration value to resolve said timeout condition ambiguity
associated with said counter.

18. (original) The computer readable medium of Claim 17, further
comprising instructions for reading a timestamp from a packet header.

19. (original) The computer readable medium of Claim 17, further
comprising instructions for loading said first time value from a first counter.

20. (original) The computer readable medium of Claim 17, further
comprising instructions for loading said second time value from a second counter.